How to optimize the PCB design layout on CAD packages?

If PCB board size is my constraint ....and I have designed my circuit ...

1. How to optimize the layout of design for smaller space? 2. How to run simulations if any to do intelligent SI test?

Does packages by Cadence, Mentor support this kind of optimisation of layout?

reply »