Assessing the Effectiveness of I/O Stencil Aperture Modifications on BTC Void Reduction
Published: |
September 26, 2018 |
Author: |
Carlos Tafoya, Gustavo Ramirez, Timothy O’Neill |
Abstract: |
Bottom terminated components, or BTCs, have been rapidly incorporated into PCB designs because of their low cost, small footprint and overall reliability. The combination of leadless terminations with underside ground/thermal pads have presented a multitude of challenges to PCB assemblers, including tilting, poor solder fillet formation, difficult inspection and – most notably – center pad voiding. Voids in large SMT solder joints can be difficult to predict and control due to the variety of input variables that can influence their formation. Solder paste chemistries, PCB final finishes, and reflow profiles and atmospheres have all been scrutinized, and their effects well documented. Additionally, many of the published center pad voiding studies have focused on optimizing center pad footprint and stencil aperture designs. This study focuses on I/O pad stencil modifications rather than center pad modifications. It shows a no-cost, easily implemented I/O design guideline that can be deployed to consistently and repeatedly reduce void formation on BTC-style packages.... |
You must be a registered user to talk back to us. |
Company Information:
More articles from AIM Solder »
- Jun 20, 2022 - AIM Tech Tip Article: Pretty Slick
- Apr 13, 2017 - A Study to Determine the Impact of Solder Powder Mesh Size and Stencil Technology Advancement on Deposition Volume when Printing Solder Paste
- Feb 18, 2016 - Sample Preparation For Mitigating Tin Whiskers In Alternative Lead-Free Alloys
- Mar 04, 2015 - Conformal Coating over No Clean Flux Residues
- May 12, 2014 - Lead-Free Soldering Guide
- See all SMT / PCB technical articles from AIM Solder »
More SMT / PCB assembly technical articles »
- Apr 11, 2022 - iNEMI Webinar 07.07.2021 - PCB Cleaning | ZESTRON Americas
- Jan 28, 2022 - Open Radio Unit White Box 5G | Whizz Systems
- Nov 10, 2021 - Understanding the Cleaning Process for Automatic Stencil Printers | ITW EAE
- Oct 20, 2021 - PCB Surface Finishes & The Cleaning Process - A Compatibility Study | ZESTRON Americas
- Oct 06, 2021 - Cleaning Before Conformal Coating | ZESTRON Americas
- Browse Technical Library »
Assessing the Effectiveness of I/O Stencil Aperture Modifications on BTC Void Reduction article has been viewed 1108 times