Fill the Void II: An Investigation into Methods of Reducing Voiding
Published: |
October 3, 2018 |
Author: |
Tony Lentz - FCT Assembly, Patty Chonis, JB Byers - A-Tek Systems |
Abstract: |
Voids in solder joints plague many electronics manufacturers. Do you have voids in your life? We have good news for you, there are many excellent ways to "Fill the Void." This paper is a continuation of previous work on voiding in which the following variables were studied: water soluble lead-free solder pastes, a variety of stencil designs, and reflow profiles. Quad Flat No-Lead (QFN) component thermal pads were used as the test vehicle. The voiding results were summarized and recommendations were made for reduction of voiding.... |
|
|
|
|
|
|
You must be a Company Information:
More articles from FCT ASSEMBLY, INC. »
- Jul 06, 2021 - How Does Surface Finish Affect Solder Paste Performance?
- Dec 29, 2020 - Fill the Void V - Mitigation of Voiding for Bottom Terminated Components
- Oct 27, 2020 - Size Matters - The Effects of Solder Powder Size on Solder Paste Performance
- Oct 10, 2019 - Fill the Void IV: Elimination of Inter-Via Voiding
- Mar 13, 2019 - An Investigation Into The Durability Of Stencil Coating Technologies
- See all SMT / PCB technical articles from FCT ASSEMBLY, INC. »
More SMT / PCB assembly technical articles »
- Apr 11, 2022 - iNEMI Webinar 07.07.2021 - PCB Cleaning | ZESTRON Americas
- Jan 28, 2022 - Open Radio Unit White Box 5G | Whizz Systems
- Nov 10, 2021 - Understanding the Cleaning Process for Automatic Stencil Printers | ITW EAE
- Oct 20, 2021 - PCB Surface Finishes & The Cleaning Process - A Compatibility Study | ZESTRON Americas
- Oct 06, 2021 - Cleaning Before Conformal Coating | ZESTRON Americas
- Browse Technical Library »
Fill the Void II: An Investigation into Methods of Reducing Voiding article has been viewed 1104 times
