• SMTnet
  • »
  • Technical Library
  • »
  • A System Level Electrostatic Discharge Protection Modeling Methodology for Time Domain Analysis.

A System Level Electrostatic Discharge Protection Modeling Methodology for Time Domain Analysis.

Published:

April 3, 2014

Author:

Nicolas Monnereau, Fabrice Caignet, David Trémouilles, Nicolas Nolhier, Marise Bafleur.

Abstract:

A system level modeling methodology is presented and validated on a simple case. It allows precise simulations of electrostatic discharge (ESD) stress propagation on a printed circuit board (PCB). The proposed model includes the integrated circuit (IC) ESD protection network, IC package, PCB lines, passives components, and externals elements. The impact of an external component on the ESD propagation paths into an IC is demonstrated. Resulting current and voltage waveforms are analyzed to highlight the interactions between all the elements of an operating PCB. A precise measurement technique was designed and used to compare with the simulation results. The model proposed in this paper is able to predict, with good accuracy, the propagation of currents and voltages into the whole system during ESD stress. It might be used to understand why failures occur and how to fix them with the most suitable solution....

  • Download A System Level Electrostatic Discharge Protection Modeling Methodology for Time Domain Analysis. article
  • To read this article you need to have Adobe PDF installed

You must be a registered user to talk back to us.

 

Company Information:

IEEE is the world's largest professional association dedicated to advancing technological innovation and excellence for the benefit of humanity.

Piscataway, New Jersey, USA

Association / Non-Profit

  • Phone 732-981-0060

See Company Website »

Company Postings:

(4) technical library articles

(4) news releases

  • Apr 11, 2022 - iNEMI Webinar 07.07.2021 - PCB Cleaning | ZESTRON Americas
  • Jan 28, 2022 - Open Radio Unit White Box 5G | Whizz Systems
  • Nov 10, 2021 - Understanding the Cleaning Process for Automatic Stencil Printers | ITW EAE
  • Oct 20, 2021 - PCB Surface Finishes & The Cleaning Process - A Compatibility Study | ZESTRON Americas
  • Oct 06, 2021 - Cleaning Before Conformal Coating | ZESTRON Americas
  • Browse Technical Library »

A System Level Electrostatic Discharge Protection Modeling Methodology for Time Domain Analysis. article has been viewed 662 times

  • SMTnet
  • »
  • Technical Library
  • »
  • A System Level Electrostatic Discharge Protection Modeling Methodology for Time Domain Analysis.
Reflow Oven

Flux-Free Reflow Soldering