Package-on-Package (PoP) for Advanced PCB Manufacturing Process
Published: |
December 16, 2021 |
Author: |
Joseph Y. Lee, Jinyong Ahn, JeGwang Yoo, and Shuichi Okabe |
Abstract: |
In the 1990's, both BGA (Ball Grid Array) and CSP (Chip Size Package) are entering their end in the front-end packaging materials and process technology. Both BGA and CSP like SMD (Surface Mount Device) from the I 980's and THD (Through-Hole mount Device) from the 1970's are reaching its own impasse in terms of maximizing its electrical, mechanical, and thermal performances, size, weight, and reliability.... |
You must be a registered user to talk back to us. |
Company Information:
More articles from Samsung Electro-Mechanics »
- Dec 13, 2012 - Influence of Pd Thickness on Micro Void Formation of Solder Joints in ENEPIG Surface Finish
- See all SMT / PCB technical articles from Samsung Electro-Mechanics »
More SMT / PCB assembly technical articles »
- Apr 11, 2022 - iNEMI Webinar 07.07.2021 - PCB Cleaning | ZESTRON Americas
- Jan 28, 2022 - Open Radio Unit White Box 5G | Whizz Systems
- Nov 10, 2021 - Understanding the Cleaning Process for Automatic Stencil Printers | ITW EAE
- Oct 20, 2021 - PCB Surface Finishes & The Cleaning Process - A Compatibility Study | ZESTRON Americas
- Oct 06, 2021 - Cleaning Before Conformal Coating | ZESTRON Americas
- Browse Technical Library »
Package-on-Package (PoP) for Advanced PCB Manufacturing Process article has been viewed 153 times