Solder Paste Stencil Design for Optimal QFN Yield and Reliability
Published: |
June 11, 2015 |
Author: |
B. Gumpert |
Abstract: |
The use of bottom terminated components (BTC) has become widespread, specifically the use of Quad Flat No-lead (QFN) packages. The small outline and low height of this package type, improved electrical and thermal performance relative to older packaging technology, and low cost make the QFN/BTC attractive for many applications. Over the past 15 years, the implementation of the QFN/BTC package has garnered a great amount of attention due to the assembly and inspection process challenges associated with the package. The difference in solder application parameters between the center pad and the perimeter pads complicates stencil design, and must be given special attention to balance the dissimilar requirements... |
You must be a registered user to talk back to us. |
Company Information:
More articles from Lockheed Martin Corporation »
- Nov 19, 2015 - HALT Testing of Backward Soldered BGAs on a Military Product
- Oct 22, 2015 - Tin Whisker Risk Management by Conformal Coating
- See all SMT / PCB technical articles from Lockheed Martin Corporation »
More SMT / PCB assembly technical articles »
- Apr 11, 2022 - iNEMI Webinar 07.07.2021 - PCB Cleaning | ZESTRON Americas
- Jan 28, 2022 - Open Radio Unit White Box 5G | Whizz Systems
- Nov 10, 2021 - Understanding the Cleaning Process for Automatic Stencil Printers | ITW EAE
- Oct 20, 2021 - PCB Surface Finishes & The Cleaning Process - A Compatibility Study | ZESTRON Americas
- Oct 06, 2021 - Cleaning Before Conformal Coating | ZESTRON Americas
- Browse Technical Library »
Solder Paste Stencil Design for Optimal QFN Yield and Reliability article has been viewed 781 times