SMT Process Recommendations Defect Minimization Methods for a No-Clean SMT Process
Published: |
May 7, 1999 |
Author: |
Kurt Rajewski |
Abstract: |
Key competitive advantages can be obtained through the minimization of process defects and disruptions. In today's electronic manufacturing processes there are many variables to optimize. By gaining an understanding of what the defects are, and where they come from, is a key step in the process towards defect free/six sigma manufacturing. In the last decade, Surface Mount Technology processes have been slowly converting towards the No-Clean philosophy. This new trend has spawned new processing issues which need to be addressed. This paper will investigate solutions to current problems in the processing of No-Clean SMT processes.... |
|
|
|
|
|
|
You must be a Company Information:
- Jul 20, 2017 - Reactivity Of No-Clean Flux Residues Trapped Under Bottom Terminated Components
- May 17, 2017 - How to Use the Right Flux for the Selective Soldering Application
- Dec 29, 2016 - Partially-Activated Flux Residue Impacts on Electronic Assembly Reliabilities
- Oct 23, 2012 - Lead-free SMT Soldering Defects How to Prevent Them
- Feb 13, 2009 - SnCu Based Alloy Design for Lower Copper Dissolution and Better Process Control
- See all SMT / PCB technical articles from Kester »
More SMT / PCB assembly technical articles »
- Apr 11, 2022 - iNEMI Webinar 07.07.2021 - PCB Cleaning | ZESTRON Americas
- Jan 28, 2022 - Open Radio Unit White Box 5G | Whizz Systems
- Nov 10, 2021 - Understanding the Cleaning Process for Automatic Stencil Printers | ITW EAE
- Oct 20, 2021 - PCB Surface Finishes & The Cleaning Process - A Compatibility Study | ZESTRON Americas
- Oct 06, 2021 - Cleaning Before Conformal Coating | ZESTRON Americas
- Browse Technical Library »
SMT Process Recommendations Defect Minimization Methods for a No-Clean SMT Process article has been viewed 498 times
